Logo image
Sign in
A Compact Model for Electrical Simulation of MOS Transistor with Gate Oxide Short Defect
Report

A Compact Model for Electrical Simulation of MOS Transistor with Gate Oxide Short Defect

Michel Renovell, Jean-Marc J.-M. Galliere, Florence Azaïs, Yves Bertrand and Jean-Michel Portal
2004
url
Find in HALView

Metrics

1 Record Views

Details

Logo image