Résumé
A new concept for Electron-Beam Testing of Integrated Circuit (IC) is presented. The procedure involves E-Beam logical controllability and observability in order to apply test patterns and to analyze circuit response directly on the I/O of an embedded functional block. Simple and low silicon cost design for testability rules are given.