Abstract
The space environment's hostility requires that the processors used in spacecraft be designed using fault tolerance techniques to reduce the propagation of errors. In this context, this work presents a low-cost fault-tolerant processor based on the RISC-V architecture, an emerging industry standard for building embedded processors. The implemented processor was integrated with a System-on-Chip to assess the cost and efficiency of fault tolerance techniques at the processor and system levels through simulation of fault injection campaigns. The proposed implementation uses physical and information redundancy to reduce the propagation of errors. The processor has a low overhead in silicon compared to other implementations of the same architecture. It mitigates 100% of the single transient faults injected and more than 65% of the transient faults when multiple faults are injected at random moments and locations. The number of errors propagated is slightly higher at the system level because the other system's components are not protected.