Abstract
The geometrical magnetoresistance in advanced planar and 3D multi-gate FDSOI transistors is addressed. The strong dependence of the magnetoresistance mobility on the device architecture, size and magnetic field orientation is analyzed and discussed with the help of numerical simulations.