Logo image
Sign in
A Performance Driven Layout Synthesis Approach for Digital CMOS Cell Implementation
Journal article   Peer reviewed

A Performance Driven Layout Synthesis Approach for Digital CMOS Cell Implementation

Michel Robert, Guy Cathébras, Nadine Azemard, Denis Deschacht and Daniel Auvergne
Integration, the VLSI Journal
1993
url
Find in HALView

Metrics

1 Record Views

Details

Logo image