Abstract
This thesis relates to power minimization during scan testing. The Scan technique is considered as the most often used DfT (Design for Test) technique. During test, scan-based architectures require a large number of operations to load, apply, and unload test data. All these operations produce a switching activity which is much higher than that during functional mode. For this purpose, we propose several solutions to minimize the power consumption during scan testing, and particularly during the period of time comprised between the application of a test vector and the capture of the circuit response. These solutions allow safe and no destructive testing of the circuit under test.