Temperature Dependence in Low Power CMOS UDSM Process

Benoit Lasbouygues; Robin M. Wilson; Philippe Maurine; Nadine Azemard; Daniel Auvergne

doi:10.1007/978-3-540-30205-6_13

Retour

Temperature Dependence in Low Power CMOS UDSM Process

Acte de colloque

Open Access

Temperature Dependence in Low Power CMOS UDSM Process

Benoit Lasbouygues, Robin M. Wilson, Philippe Maurine, Nadine Azemard et Daniel Auvergne

14th International Workshop on Power and Timing Modeling Optimization and Simulation, Vol.LNCS(3254), pp.111-118

PATMOS: Power And Timing Modeling, Optimization and Simulation (Santorini, Greece, 15/09/2004–17/09/2004)

2004

DOI: https://doi.org/10.1007/978-3-540-30205-6_13

Résumé

In low power UDSM process the combined use of reduced value of the supply voltage and high threshold voltage value may greatly modify the temperature sensitivity of designs, which becomes structure and transition edge dependent. In this paper we propose a model for determining the temperature coefficient of CMOS structures and defining the worst Process, Voltage and Temperature condition to be verified for qualifying a design. This model is validated on two 0.13μm processes by comparing the calculated values of the temperature coefficient of the performance parameters to values deduced from electrical simulations (Eldo). Application to combinatorial path gives evidence of the occurrence of temperature inversion that is structure and control condition dependent and must carefully be considered for robust design validation.

Fichiers et liens (1)

url

Find in HALAfficher

Indicateurs

1 Consultations de la notice

See more details

Détails

Titre: Temperature Dependence in Low Power CMOS UDSM Process
Créateurs - sans rôle: Benoit Lasbouygues - STMicroelectronics (France)
Robin M. Wilson - STMicroelectronics (France)
Philippe Maurine - Université de Montpellier
Nadine Azemard - Centre National de la Recherche Scientifique
Daniel Auvergne - Laboratoire d'Informatique, de Robotique et de Microélectronique de Montpellier
Détails de publication: 14th International Workshop on Power and Timing Modeling Optimization and Simulation, Vol.LNCS(3254), pp.111-118
Colloque: PATMOS: Power And Timing Modeling, Optimization and Simulation (Santorini, Greece, 15/09/2004–17/09/2004)
Identifiants: 9947370309311
Unité académique: Laboratoire d'Informatique de Robotique et de Microélectronique de Montpellier - LIRMM
Langue: English
Type de ressource: Conference proceeding
Champs locaux: lirmm-00108893