Logo image
Se connecter
Security Evaluation of Dual Rail Logic Against DPA Attacks
Acte de colloque   Open Access

Security Evaluation of Dual Rail Logic Against DPA Attacks

Hanitriniaina Razafindraibe, Philippe Maurine, Michel Robert et Marc Renaudin
VLSI-SoC 2006 - 14th IFIP International Conference on Very Large Scale Integration, pp.181-186
VLSI-SoC 2006 - 14th IFIP International Conference on Very Large Scale Integration (Nice, France, 16/10/2006–18/10/2006)
2006

Résumé

Based on a first order model of the switching current flowing in CMOS cell, an investigation of the robustness against DPA attacks of dual rail logic is carried out. The result of this investigation, performed on 130nm process, is the formal identification of the design range in which dual rail logic can be considered as robust.

Fichiers et liens (1)

url
Find in HALAfficher

Indicateurs

1 Consultations de la notice

Détails

Logo image