Résumé
Based on an incremental path search algorithm, this paper addresses the problem of path selection for delay and power performance optimization. Delay and power/area constraints are managed through circuit path sizing alternatives defined with a realistic evaluation of gate delays. Demonstration of this technique is given through examples of path enumeration and optimization evaluated on several ISCAS'85 benchmarks.