Logo image
Se connecter
Metric Definition for Circuit Speed Optimization
Acte de colloque

Metric Definition for Circuit Speed Optimization

Xavier Michel, Alexandre Verle, Nadine Azemard, Philippe Maurine et Daniel Auvergne
13th International Workshop on Power and Timing Modeling, Optimization and Simulation, Vol.LNCS(2799), pp.451-460
PATMOS: Power And Timing Modeling, Optimization and Simulation (Turin, Italy, 10/09/2003–12/09/2003)
2003

Fichiers et liens (1)

url
Find in HALAfficher

Indicateurs

1 Consultations de la notice

Détails

Logo image