Logo image
Meta-implementation of vectorized logarithm function in binary floating-point arithmetic
Acte de colloque

Meta-implementation of vectorized logarithm function in binary floating-point arithmetic

Hugues de lassus Saint-Genies, Nicolas Brunie, Guillaume Revy et IEEE
2018 IEEE 29TH INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS (ASAP), p.244-251
IEEE International Conference on Application-Specific Systems Architectures and Processors
01/01/2018

Résumé

Computer Science Computer Science, Hardware & Architecture Computer Science, Theory & Methods Engineering Engineering, Electrical & Electronic Science & Technology Technology
Besides scalar instructions, modern micro-architectures also provide support for vector instructions. They enable to treat packed inputs (typically 4 or 8) in a single instruction. The challenge is now to write vector programs to support mathematical functions like sin, cos, exp, log, ... which efficiently exploit those vector instructions. This article focuses on the design of vectorized implementation of log(x) function, and more particularly on its automation for different formats and micro-architectures. First it rewrites a classic range reduction in a branchless fashion so as to use at best recent micro-architecture features, like rcp (reciprocal) instruction, and to treat all inputs in the same flow. Second it details rigorously how to achieve "faithfully rounded" implementations. Third it shows how to automate this implementation process using the MetaLibm framework, on SSE/AVX and AVX2 supporting micro-architectures. Finally we illustrate that this process enables to achieve high throughput implementations for the binary32 and binary64 formats in a fully automated way.

Indicateurs

1 Consultations de la notice

Détails

Logo image