Résumé
While SSTA seems to embrace more and more advanced statistical techniques, in this paper, with the help of conditional moments, we propose a simple path-based timing approach, which permits us to consider gate topology and switching process induced correlations. Numerical results are presented to quantify the relative impact of these two factors on the accuracy of path delay distribution estimation.