Logo image
Se connecter
An Electrical Model for the Fault Simulation of Small Delay Faults Caused by Crosstalk Aggravated Resistive Short Defects
Acte de colloque   Open Access

An Electrical Model for the Fault Simulation of Small Delay Faults Caused by Crosstalk Aggravated Resistive Short Defects

Nicolas Houarche, Mariane Comte, Michel Renovell, Alejandro Czutro, Piet Engelke, Ilia Polian et Bernd Becker
VTS'09: 27th VLSI Test Symposium, pp.21-26
VTS'09: 27th VLSI Test Symposium (Santa Cruz, Californie, United States, 03/05/2009–07/05/2009)
05/2009

Résumé

VLSI Test Defect model fault simulation Resistive Short Delay Testing
In this paper a new electrical model is proposed to be used in fault size based fault simulation of crosstalk aggravated resistive short defects. The electrical behavior of the defect is first described and analyzed in details. Then an electrical model is proposed allowing to efficiently compute the critical resistance determining the range of detectable short resistance. The model is validated by comparison with SPICE simulations.

Fichiers et liens (1)

url
Find in HALAfficher

Indicateurs

1 Consultations de la notice

Détails

Logo image