Abstract
This chapter presents a study on fault detection mechanisms involved in secure devices in order to prevent faults-based attacks. We explore the solutions based on the use of error detection codes (parity bits, CRC) and we discuss the strengths and the weaknesses of these solutions with regards to error and fault detection.